PK03009_PGC1KL_UWG36

(V1.3)

(12.10.2020)

Shenzhen Pango Microsystems Co., Ltd. All Rights Reserved. Any infringement will be subject to legal action.

Revisions History

Document Revisions

Version	Date of Release	Revisions
V1.3	12.10.2020	Initial release

About this Manual

Terms and Abbreviations

Terms and Abbreviations	Meaning
POD	Package Outline Drawing
WLCSP	Wafer Level Chip Scale Packaging

Table of Contents

1
2
3
4
5
6
7
7
8
11
12

Tables

Table 2-1 Dimensional Values	. 7
Table 2-2 Devices Pin Definitions	. 8
Table 2-3 Pin Name List	11

Figures

Figure 2-1 Package Outline Dimension (POD)) 7	,
rigule 2-1 Package Outline Dimension (POD)) /	

Chapter 1 Introduction to Packaging

The PGC1KL_UWG36 device is packaged with WLCSP wafer-level chip. Its package size is 2.626x2.462mm, with 36 solder balls, a pitch of 0.4mm between the balls and a maximum package thickness of 0.576mm.


Chapter 2 Package Dimension and Pins

2.1 Package Outline Dimension

Table 2-1 Dimensional Values

Unit: mm

Dimension Symbols	Values			Dimension	Values		
	Min.	Тур.	Max.	Symbols	Min.	Тур.	Max.
D	2.442	2.462	2.482	А	0.510	0.543	0.576
D1	-	2.0	-	A1	0.157	0.175	0.193
Е	2.606	2.626	2.646	A2	0.343	0.368	0.393
E1	-	2.0	-	е	-	0.4	-
b	0.207	0.230	0.253				







2.2 Pin Description

The PGC1KL_UWG36 devices have 29 user I/Os.

Table 2-2 Devices Pin Definitions	
-----------------------------------	--

Pin Name	Pin Type	Direction	Pin Description
User I/O Pin			
DIFF[I,IO]_XX_NN[P, N]	User pin	Input/Out put	User I/O. (1) DIFFI indicates support for differential signal input and pseudo-differential output; DIFFIO indicates support for differential signal input and true differential output, which can be used for transmitting and receiving LVDS signals; (2) "XX" denotes the Bank number, with possible values being B0, B1, B2, B3, B4, and B5; (3) "NN" denotes the sequence number of the programmable I/O group within the Bank, starting from 0 and increasing incrementally; (4) [P,N]: "P" denotes the positive side of the differential pair, and "N" denotes the negative side; During power-up, the user I/O is at a low voltage; After power-up is complete but before configuration, the general user I/O is at pull-down status; During configuration, the user I/O is at pull-down status;
Configuration ¹			
INIT_FLAG_N	Multi-func tion pin	Bi-Directi onal (Open-dra in)	Configurable multiplexed pin, with an internal weak pull-up resistor. When used as a configuration pin: During power-up, it is at a low voltage; After power-up is complete before configuration, it is open-drain at weak pull-up status; During configuration, it is open-drain at weak pull-up status; During initialization, the pin can be driven to a low voltage by an external input to indicate an error or to delay configuration. During configuration, the pin serves as an indicator output for configuration errors, where a low voltage indicates an error has occurred;
CFG_DONE	Multi-func tion pin	Bi-Directi onal (Open-dra in)	Configurable multiplexed pin, with an internal weak pull-up resistor. When it is used as configuration pin, it serves as an indicator output for configuration completion, where a high voltage indicates configuration is complete; Before or during configuration, the pin is driven to a low voltage; after configuration is complete, the pin can continue to be driven to a low voltage by an external source. If the internal start-up timing detects CFG_DONE at a low voltage, the internal start-up circuitry maintains its state until CFG_DONE goes high to continue the start-up process;
RSTN	Multi-func tion pin	Input	Configurable multiplexed reset pin, with an internal weak pull-up resistor. When it is used as a reset pin, it serves to restart the configuration process, active low. At this situation, it must be pulled up with an external resistor (internal weak pull-up resistor typically has a value of over 20kOhms, with a relatively weak pull-up strength); when the pin is at a low voltage, the CPLD enters reset state, with all I/Os in a weak pull-down status;



Pin Name	Pin Type	Direction	Pin Description
CFG_CLK	Multi-func tion pin	Input/Out put	Configurable multiplexed clock pin, with an internal weak pull-up resistor. When it is used as a configuration pin: In slave SPI configuration mode, the pin serves as a clock input to acquire configuration data from an external source; In master SPI configuration mode, the pin serves as a clock output to acquire configuration data from an external source; in this mode, a 1kOhms pull-up resistor is needed; Master SPI mode and slave SPI mode are allowed to be enabled simultaneously, but using them at the same time is not permitted;
ТСК	Multi-func tion pin	Input	Multiplexed JTAG test clock input pin; requires an external 4.7kOhms pull-down resistor;
TMS	Multi-func tion pin	Input	Multiplexed JTAG test mode select input pin; with an internal weak pull-up resistor, pulled up to VCCIO0;
TDI	Multi-func tion pin	Input	Multiplexed JTAG test data input pin; with an internal weak pull-up resistor, pulled up to VCCIO0;
TDO	Multi-func tion pin	Output	Multiplexed JTAG test data output pin; with an internal weak pull-up resistor, pulled up to VCCIO0.
JTAGEN	Multi-func tion pin	Input	Optional JTAG port behaviour control pin, usually used in user mode, when JTAG pins are configured as configuration I/Os, this pin is user I/O, with the state controlled by the user; when JTAG pins serve as user I/Os, JTAGEN serves as a dedicated input used to control the availability of JTAG pins; the default state is weak pull-down; when JTAGEN is configured as a dedicated I/O: (1) When at a low voltage, the JTAG pins function as user I/Os; (2) When at a high voltage, the JTAG pins function as JTAG configuration port.
FCS_N	Multi-func tion pin	Output	Configurable multiplexed pin, used for master SPI configuration mode, (1) In master SPI mode, outputs an active-low chip select signal to an external Flash; (2) After configuration is completed, it can be used as a user I/O.
MISO_SO	Multi-func tion pin	Input/Out put	 Configurable multiplexed pin; (1) MISO, serial data input in master SPI mode; (2) SO, serial data output in slave SPI mode; Master and slave SPI modes are allowed to be enabled simultaneously, but using them at the same time is not permitted.
MOSI_SI	Multi-func tion pin	Input/Out put	Configurable multiplexed pin; (1) MOSI, serial data output in master SPI mode; (2) SI, serial data input in slave SPI mode; Master and slave SPI modes are allowed to be enabled simultaneously, but using them at the same time is not permitted.
FCSI_N	Multi-func tion pin	Input	Configurable multiplexed pin, with an internal weak pull-up resistor; In slave SPI mode, active-low chip select input.
SCL	Multi-func tion pin	Input (Open-dra	Configurable multiplexed pin, clock input in slave I2C mode; requires an external weak pull-up resistor.



Pin Name	Pin Type	Direction	Pin Description	
		in)		
SDA	Multi-func tion pin	Bi-Directi onal (Open-dra in)	Configurable multiplexed pin, data input/output in I2C mode; requires an external weak pull-up resistor.	
SPAL_CLK	Multi-func tion pin	Input	Clock input in slave parallel X16 configuration mode.	
SPAL_CS_N	Multi-func tion pin	Input	Chip select input in slave parallel X16 configuration mode. Active-low	
SPAL_RDWR_N	Multi-func tion pin	Input	Read/write control input in slave parallel X16 configuration mode; 1: read; 0: write.	
SPAL_BUSY	Multi-func tion pin	Output	Busy indicator in slave parallel X16 configuration mode; During readback, if the data is not ready, SPAL_BUSY changes to high voltage.	
SPAL_D15~SPAL_D0	Multi-func tion pin	Input/Out put	Data bus in slave parallel X16 configuration mode.	
Clock, PLL				
CLK[0,1,2][P,N]_[B0, B1,,B5]	Multi-func tion pin	Input	 Global clock input pin; can also be used as user I/O; (1) [0,1,2]: clock pin numbers; (2) [P,N]: positive and negative sides of the differential clock pins; (3) [B0,B1,,B5]: bank numbers. 	
PLL[0,1]_CLKIN_[P, N]	Multi-func tion pin	Input	 PLL input. PLL can choose to directly input a clock from these pins; they can also be used as user I/Os; (1) [0,1]: corresponds to PLL0 and PLL1; (2) [P,N]: positive and negative sides of the differential clock pins. 	
PLL[0,1]_CLKFB_[P, N]	Multi-func tion pin	Input	Optional PLL feedback clock input. PLL can select to feedback clock externally from these pins; they can also be used as user I/Os; (1) [0,1]: corresponds to PLL0 and PLL1; (2) [P,N]: positive and negative sides of the differentia clock pins.	
Power				
VCC		Power	External power supply of 1.2V, providing power to the core logic.	
VCCIO[0,2,3]		Power	I/O Bank power.	
VSS		Ground	Ground associated with VCC;	
MIPI_CTRL	Dedicated		MIPI high-performance application control pin; when connected to 2.5V or 3.3V, the device supports high-performance MIPI transmission functions; when connected to VSS or left floating, the device does not support the high-performance MIPI transmission capabilities.	

Note:

1. When the configured multi-function pin is used as a user I/O, its status is the same as the user I/O pin.



2.2.1 Pin Name List

Bank Name	Pin Name	Pin Number	Differential Pair
B0	DIFFI_B0_0N/CFG_DONE	A1	IO_1_N
B0	DIFFI_B0_0P/INIT_FLAG_N	B1	IO_1_P
B0	DIFFI_B0_4N/RSTN	A2	IO_5_N
B0	DIFFI_B0_4P/JTAGEN	B2	IO_5_P
B0	DIFFI_B0_6N/SDA/CLK0N_B0	C2	IO_7_N
B0	DIFFI_B0_6P/SCL/CLK0P_B0	D2	IO_7_P
B0	DIFFIO_B0_7N/CLK1N_B0	B3	IO_8_N
B0	DIFFIO_B0_7P/CLK1P_B0	A4	IO_8_P
B0	DIFFI_B0_8N/TMS	C3	IO_9_N
B0	DIFFI_B0_8P/TCK	D3	IO_9_P
B0	DIFFI_B0_10N/TDI	A5	IO_11_N
B0	DIFFI_B0_10P/TDO	B4	IO_11_P
B0	DIFFIO_B0_11N/SPAL_D4	C4	IO_12_N
B0	DIFFIO_B0_11P/SPAL_D3	D4	IO_12_P
B0	DIFFIO_B0_13N/SPAL_D1	B5	IO_14_N
B0	DIFFIO_B0_13P/SPAL_D0	A6	IO_14_P
B2	DIFFI_B2_0N/MOSI_SI	F1	IO_29_N
B2	DIFFI_B2_0P/FCSI_N	E1	IO_29_P
B2	DIFFI_B2_7N/CLK1N_B2	F3	IO_36_N
B2	DIFFI_B2_7P/CLK1P_B2	E2	IO_36_P
B2	DIFFI_B2_9N/CLK0N_B2	F4	IO_38_N
B2	DIFFI_B2_9P/CLK0P_B2	E3	IO_38_P
B2	DIFFI_B2_10N/MISO_SO	E4	IO_39_N
B2	DIFFI_B2_10P/CFG_CLK	F5	IO_39_P
B2	DIFFI_B2_12P/FCS_N	E5	IO_41_P
B3	DIFFI_B3_1P/PLL0_CLKIN_P	C6	IO_44_P
B3	DIFFI_B3_1N/PLL0_CLKIN_N	B6	IO_44_N
B3	DIFFI_B3_10P/CLK0P_B3	D6	IO_53_P
B3	DIFFI_B3_10N/CLK0N_B3	E6	IO_53_N
	VCCIO0	A3	
	VCC	C1	
	MIPI_CTRL	C5	
	VSS	D1	
	VCC	D5	
	VCCIO2	F2	
	VCCIO3	F6	

Table 2-3 Pin Name List

Disclaimer

Copyright Notice

This document is copyrighted by Shenzhen Pango Microsystems Co., Ltd., and all rights are reserved. Without prior written approval, no company or individual may disclose, reproduce, or otherwise make available any part of this document to any third party. Non-compliance will result in the Company initiating legal proceedings.

Disclaimer

- This document only provides information in stages and may be updated at any time based on the actual situation of the products without further notice. The Company assumes no legal responsibility for any direct or indirect losses caused by improper use of this document.
- 2. This document is provided "as is" without any warranties, including but not limited to warranties of merchantability, fitness for a particular purpose, non-infringement, or any other warranties mentioned in proposals, specifications, or samples. This document does not grant any explicit or implied intellectual property usage license, whether by estoppel or otherwise.
- 3. The Company reserves the right to modify any documents related to its series products at any time without prior notice.